


Implementing ISDD as Design-to-Test (DTT)



Jack L Amsell
September, 2012

What's in it for me (WIIFM)?

- **Why can't I implement diagnostic analyses at my place of work? (Why won't they listen to me?)**
 - **The value-added benefit is not clear**
- **What is the difference between System Engineering and Test Engineering?**
 - **They are the same thing—from different viewpoints**
- **What is Design-to-Test, and why should I try to use that approach, when it's not my department's responsibility?**
 - **Because it enhances productivity capabilities**
 - **Because it integrates the efforts of all teams**
 - **Because it can be a competitive advantage**

Topic Contents

- **Background**
 - **Systems Engineering Concepts**
 - **Integrated Systems Diagnostic Design Environment**
- **From Legacy to Integrated Diagnostics**
 - **Capturing legacy data**
 - **Diagnostic analysis with eXpress**
 - **Moving beyond analysis**
 - **Interconnecting with other process entities**
- **Towards Design-to-Test (DTT) Methodology**
- **Wrapping it up**

Background

Traditional Product Development



Hardware Engineering



System Engineering



Software Engineering



Test Engineering



Supplier Management



Life Cycle Engineering



Factory Support Engineering




Logistics Engineering

Diagnostic products are distributed across many IPTs, skill families, business units, and suppliers.

Many historical problems were due to poorly specified or poorly integrated products, and inconsistent or inefficient processes. This can occur even when the individual products meet their own local requirements.

Integrated Diagnostics Process Needed

Integrated Diagnostics System Engineering




Sustainment Activities

- **Systems Engineering**
 - **Design Activities**
- **Test Engineering**
 - **Verification and Validation Activities**
- **Maintenance Engineering**
 - **Repair Activities**
- **Support Engineering**
 - **Sustainment Activities**
- **Integrated Logistic Systems**
 - **Broad-based Support Activities**


Typical References and Standards

- **Defined in MIL-STD-1814**
 - The *Integrated Diagnostics* (ID) process is a structured process that maximizes the effectiveness of diagnostics by integrating pertinent elements, such as testability, automatic and manual testing, training, maintenance aiding, and technical information, as a means for providing a cost effective capability to detect and isolate unambiguously all faults known or expected to occur in weapon systems and equipment in order to satisfy weapon system mission requirements.
- **MIL-HDBK-2165A – Testability**
- **IEEE Std 1522 – Testability and Diagnosability**
- **MIL-STD-1629A – FMECA Procedures**

Systems Engineering Vision




Intersecting Engineering Environments




- RCM: Reliability-Centered Maintenance
- CBM: Condition-Based Maintenance
- CM: Corrective Maintenance

The ISDD Vision and Tool Suite



From Legacy to Integrated Diagnostics


Preserving Legacy Designs



Legacy Data Source



Modified for Tool Import



Analysis Tool & Export





Target Tools:
DSI Workbench &
Test Executive of Choice



Gathering & Merging
Resources to Analyses

Browser Display via Java
Applet for Team Review



Collecting Legacy Data

Sample Antenna Switch Matrix FMEA.xlsx - Microsoft Excel

TI																		
A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S
1	LRU: Antenna Assy																	
2	LRI: RF Switch Matrix																	
FID	Functional Circuit	Functional Circuit Components	Function	Use Code	Failure Mode	Failure Effects			Fault Detection Method	Severity Class (per MIL-STD-882D)	Severity Class (per MIL-STD-1388)	Failure Effect Probability	Failure Mode Ratio	Failure Rate (FPMH)	Operating Time	Failure Mode Criticality Number	Item Criticality Number	Comments
						LRI	LRU	System										
														10.7300	10.7300			
87	5 Inputs/4 Outputs RF ports, 2 state RF switching matrix	SW1-SW8 SS switches with built in 2 load terminations and 9 SMA connectors.	Route and select signal state on RF signals from Aperture components and RF FEED to REX.	F	SMA J5 input connector center pin open, contaminated or mating connection intermittent.	Loss or degradation of "RF Sum_4" signal path from Aperture4 to SW Matrix.	Antenna performance degradation. Loss of RF signal from Aperture4 antenna element to REX.	Loss of tactical modes	BIT	IV	II	1	0.045	0.35766667	28	0.46	10.01467	
88				F	SMA J4 input connector center pin open, contaminated or mating connection intermittent.	Loss or degradation of "RF Sum_3" signal path from Aperture3 to SW Matrix.	Antenna performance degradation. Loss of RF signal from Aperture3 antenna element to REX.	Loss of tactical modes	BIT	IV	II	1	0.045	0.35766667	28	0.46		
89				F	SMA J3 input connector center pin open, contaminated or mating connection intermittent.	Loss or degradation of "RF Sum_2" signal path from Aperture2 to SW Matrix.	Antenna performance degradation. Loss of RF signal from Aperture 2 antenna element to REX.	Loss of tactical modes	BIT	IV	II	1	0.045	0.35766667	28	0.46		
90				F	SMA J2 input connector center pin open, contaminated, or mating connection intermittent.	Loss or degradation of "RF Sum_1" signal path from Aperture1 to SW Matrix.	Antenna performance degradation. Loss of RF signal from Aperture 1 antenna element to REX.	Loss of tactical modes	BIT	IV	II	1	0.045	0.35766667	28	0.46		
91					SMA J7 output connector center pin open, contaminated, or mating connection intermittent.	Switch matrix unable to provide signal paths from LNA 1. Signal provides RF energy from Switch Matrix to REX.	REX Assy degradation in performance. Loss or degradation of "RF_IN_6" signal from Switch Matrix to REX.	Loss of tactical modes	BIT	IV	II	1	0.045	0.35766667	28	0.46		
92					SMA J8 output connector center pin open, contaminated, or mating connection	Switch matrix unable to provide signal paths from LNA 2. Signal provides RF energy from Switch	REX Assy degradation in performance. Loss or degradation of "RF_IN_5" signal from	Loss of tactical modes	BIT	IV	II	1	0.045	0.35766667	28	0.46		

☆ Using existing FMEA/FMECA/ICD, etc.

Preparing for Importing to eXpress

FM ID	Ref Des	IMPORT OBJECT NAME	IMPORT FAILURE MODE	IMPORT FAILURE %	IMPORT OBJECT EFFECT	IMPORT DESIGN EFFECT	IMPORT SEVERITY	IMPORT FUNCTION	FAILURE RATE IMPORTED	Failure Rate per FM	Failure Rate from Rel Predict	Failure Mode	Object Effect	Design Effect	Severity Class
87	J5	J5	87_J5_SMA J5 input connector center pin open, contaminated or mating connection intermittent.	100.00	SMA J5 input connector center pin open, contaminated or mating connection intermittent.	SMA J5 input connector center pin open, contaminated or mating connection intermittent.	Category IV - Minor		0.3866	0.3866	0.3866	SMA J5 input connector center pin open, contaminated or mating connection intermittent.	SMA J5 input connector center pin open, contaminated or mating connection intermittent.	SMA J5 input connector center pin open, contaminated or mating connection intermittent.	4
88	J4	J4	88_J4_SMA J4 input connector center pin open, contaminated or mating connection intermittent.	100.00	SMA J4 input connector center pin open, contaminated or mating connection intermittent.	SMA J4 input connector center pin open, contaminated or mating connection intermittent.	Category IV - Minor		0.3866	0.3866	0.3866	SMA J4 input connector center pin open, contaminated or mating connection intermittent.	SMA J4 input connector center pin open, contaminated or mating connection intermittent.	SMA J4 input connector center pin open, contaminated or mating connection intermittent.	4
89	J3	J3	89_J3_SMA J3 input connector center pin open, contaminated or mating connection intermittent.	100.00	SMA J3 input connector center pin open, contaminated or mating connection intermittent.	SMA J3 input connector center pin open, contaminated or mating connection intermittent.	Category IV - Minor		0.3866	0.3866	0.3866	SMA J3 input connector center pin open, contaminated or mating connection intermittent.	SMA J3 input connector center pin open, contaminated or mating connection intermittent.	SMA J3 input connector center pin open, contaminated or mating connection intermittent.	4
90	J2	J2	90_J2_SMA J2 input connector center pin open, contaminated or mating connection intermittent.	100.00	SMA J2 input connector center pin open, contaminated or mating connection intermittent.	SMA J2 input connector center pin open, contaminated or mating connection intermittent.	Category IV - Minor		0.3866	0.3866	0.3866	SMA J2 input connector center pin open, contaminated or mating connection intermittent.	SMA J2 input connector center pin open, contaminated or mating connection intermittent.	SMA J2 input connector center pin open, contaminated or mating connection intermittent.	4
91	J7	J7	91_J7_SMA J7 output connector center pin open, contaminated, or mating connection intermittent.	100.00	SMA J7 output connector center pin open, contaminated, or mating connection intermittent.	SMA J7 output connector center pin open, contaminated, or mating connection intermittent.	Category IV - Minor		0.3866	0.3866	0.3866	SMA J7 output connector center pin open, contaminated, or mating connection intermittent.	SMA J7 output connector center pin open, contaminated, or mating connection intermittent.	SMA J7 output connector center pin open, contaminated, or mating connection intermittent.	4
92	J8	J8	92_J8_SMA J8 output connector center pin open, contaminated, or mating connection intermittent.	100.00	SMA J8 output connector center pin open, contaminated, or mating connection intermittent.	SMA J8 output connector center pin open, contaminated, or mating connection intermittent.	Category IV - Minor		0.3866	0.3866	0.3866	SMA J8 output connector center pin open, contaminated, or mating connection intermittent.	SMA J8 output connector center pin open, contaminated, or mating connection intermittent.	SMA J8 output connector center pin open, contaminated, or mating connection intermittent.	4
93	J9	J9	93_J9_SMA J9 output connector center pin open, contaminated, or mating connection intermittent.	100.00	SMA J9 output connector center pin open, contaminated, or mating connection intermittent.	SMA J9 output connector center pin open, contaminated, or mating connection intermittent.	Category IV - Minor		0.3866	0.3866	0.3866	SMA J9 output connector center pin open, contaminated, or mating connection intermittent.	SMA J9 output connector center pin open, contaminated, or mating connection intermittent.	SMA J9 output connector center pin open, contaminated, or mating connection intermittent.	4
94	J10	J10	94_J10_SMA J10 output connector center pin open, contaminated, or mating connection intermittent.	100.00	SMA J10 output connector center pin open, contaminated, or mating connection intermittent.	SMA J10 output connector center pin open, contaminated, or mating connection intermittent.	Category IV - Minor		0.3866	0.3866	0.3866	SMA J10 output connector center pin open, contaminated, or mating connection intermittent.	SMA J10 output connector center pin open, contaminated, or mating connection intermittent.	SMA J10 output connector center pin open, contaminated, or mating connection intermittent.	4
95	J11	J11	95_J11_SMA J11 output connector center pin open, contaminated, or mating connection intermittent.	100.00	SMA J11 output connector center pin open, contaminated, or mating connection intermittent.	SMA J11 output connector center pin open, contaminated, or mating connection intermittent.	Category IV - Minor		0.3866	0.3866	0.3866	SMA J11 output connector center pin open, contaminated, or mating connection intermittent.	SMA J11 output connector center pin open, contaminated, or mating connection intermittent.	SMA J11 output connector center pin open, contaminated, or mating connection intermittent.	4
96	J12	J12	96_J12_SMA J12 output connector center pin open, contaminated, or mating connection intermittent.	100.00	SMA J12 output connector center pin open, contaminated, or mating connection intermittent.	SMA J12 output connector center pin open, contaminated, or mating connection intermittent.	Category IV - Minor		0.3866	0.3866	0.3866	SMA J12 output connector center pin open, contaminated, or mating connection intermittent.	SMA J12 output connector center pin open, contaminated, or mating connection intermittent.	SMA J12 output connector center pin open, contaminated, or mating connection intermittent.	4
97	J6	J6	97_J6_SMA connector J6 center pin open, contaminated or mating connection intermittent.	100.00	SMA connector J6 center pin open, contaminated or mating connection intermittent.	SMA connector J6 center pin open, contaminated or mating connection intermittent.	Category IV - Minor		0.3866	0.3866	0.3866	SMA connector J6 center pin open, contaminated or mating connection intermittent.	SMA connector J6 center pin open, contaminated or mating connection intermittent.	SMA connector J6 center pin open, contaminated or mating connection intermittent.	4
98	SW1	SW1	98_SW1_SW1 stuck at "state 0"	50.00	SW1 stuck at "state 0"	SW1 stuck at "state 0"	Category IV - Minor		0.3866	0.1933	0.3866	SW1 stuck at "state 0"	SW1 stuck at "state 0"	SW1 stuck at "state 0"	4
99	SW1	SW1	99_SW1_SW1 stuck at "state 1"	50.00	SW1 stuck at "state 1"	SW1 stuck at "state 1"	Category IV - Minor		0.3866	0.1933	0.3866	SW1 stuck at "state 1"	SW1 stuck at "state 1"	SW1 stuck at "state 1"	4
98_1	SW5	SW5	98_1_SW5_SW5 stuck at "state 0"	50.00	SW5 stuck at "state 0"	SW5 stuck at "state 0"	Category IV - Minor		0.3866	0.1933	0.3866	SW5 stuck at "state 0"	SW5 stuck at "state 0"	SW5 stuck at "state 0"	4
99_1	SW5	SW5	99_1_SW5_SW5 stuck at "state 1"	50.00	SW5 stuck at "state 1"	SW5 stuck at "state 1"	Category IV - Minor		0.3866	0.1933	0.3866	SW5 stuck at "state 1"	SW5 stuck at "state 1"	SW5 stuck at "state 1"	4

Analyzing at the System Level

The screenshot displays the eXpress diagnostic software interface. On the left, a 'Diagnostic Study' tree shows various tests and fault groups. The central area contains a detailed block diagram of a system, including components like 'Transmit / Receive Assy', 'Switch Matrix', and 'Ant PS'. The bottom of the interface features two tables: 'Multiple Fault Statistics' and 'Fault Group Summary Statistics'.

FG Size	Count	FP	Cum
1	7	5.48	5.48
2	13	27.17	32.66
3	6	18.47	51.12
4	5	15.35	66.47
5	4	19.24	85.71

Statistic	Value
Probability of Detection	81.14%
Probability of Isolation	5.48%
Expected Fault Group Size	3.59
Isolation Effectiveness	27.89


Analyzing & Exporting LRU Data

The screenshot displays the eXpress software interface for diagnostic analysis. On the left, a tree view shows various tests (e.g., Test 3-0, Test 3-1) and their associated fault groups. A central dialog box, 'DiagML Options', is open, allowing users to select data to export for a DSL Workbench. The dialog includes checkboxes for Design Data, Items, Annotations, and Failure Modes, with sub-options for hierarchical context and failure probability. On the right, a fault tree diagram illustrates the relationships between components like switches (SW) and connectors (J). At the bottom right, a 'Fault Group Summary Statistics' table provides key performance indicators.

FG Size	Count	FP	Cum
1	6	7.40	7.40
2	2	17.76	25.16
3	5	19.67	44.84
4	2	4.10	48.94
5	3	7.25	56.19

Fault Group Summary Statistics	
Probability of Detection	81.14%
Probability of Isolation	7.40%
Expected Fault Group Size	4.40
Isolation Effectiveness	22.73

Diag-ML “Test Vector” Export




The screenshot shows a web browser window with the address bar displaying the file path: C:\Program Files\DSI International\Express\Designs\Express_G11_Files\g11_Rev15exd.xml. The main content area displays XML code for a diagnostic test vector, with various elements expanded to show their internal structure and values.

```
</TestGroup>
</TestData>
- <DiagnosticData>
  - <DiagnosticStrategy>
    <Name>Untitled</Name>
    <StartDiagnosticProcedure_ID>1</StartDiagnosticProcedure_ID>
    - <DiagnosticProcedure>
      <DiagnosticProcedure_ID>1</DiagnosticProcedure_ID>
      <Type>FaultTree</Type>
      <Name>StaticDiagProc-1</Name>
      <StartDiagnosticStep_ID>805306589</StartDiagnosticStep_ID>
      - <DiagnosticStep>
        <DiagnosticStep_ID>805306589</DiagnosticStep_ID>
        <Name>Test 1-0</Name>
        <Description>End2End</Description>
        - <TestExecution>
          <Test_ID>19924861</Test_ID>
          - <ParameterValue>
            <TestProcedureParameter_ID>Param-TestPoint</TestProcedureParameter_ID>
            - <Value>
              - <PrimitiveValue>
                <string val="" />
              </PrimitiveValue>
            </Value>
          </ParameterValue>
          - <ParameterValue>
            <TestProcedureParameter_ID>Param-Cost</TestProcedureParameter_ID>
            - <Value>
              - <PrimitiveValue>
                <double val="0.000000" />
              </PrimitiveValue>
            </Value>
          </ParameterValue>
          - <ParameterValue>
            <TestProcedureParameter_ID>Param-Time</TestProcedureParameter_ID>
            - <Value>
              - <PrimitiveValue>
                <double val="0.000000" />
              </PrimitiveValue>
            </Value>
          </ParameterValue>
          - <ParameterValue>
            <TestProcedureParameter_ID>Param-Enclosure</TestProcedureParameter_ID>
            - <Value>
              - <PrimitiveValue>
                <string val="" />
              </PrimitiveValue>
```


Adding Parameters for Exporting

	Object Abbreviation	Object Type	Item Reference	Failure Prob. Method	Description	Gain	Noise Figure	Reliability (FR) [+]
1	001 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
2	001A T Sw	Component	001A T Sw	Default Precedence	T-Switch	0	0	0.00001
3	002 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
4	002A T Sw	Component	002A T Sw	Default Precedence	T-Switch	0	0	0.00001
5	003 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
6	003A T Sw	Component	003A T Sw	Default Precedence	T-Switch	0	0	0.00001
7	004 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
8	004A T Sw	Component	004A T Sw	Default Precedence	T-Switch	0	0	0.00001
9	005 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
10	006 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
11	007 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
12	008 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
13	009 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
14	010 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
15	011 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
16	012 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
17		1:04	Component	Default Precedence	1:4 Splitter	0	0	0.00001
18		1:04	Component	Default Precedence	1:4 Splitter	0	0	0.00001
19	CMD DF1	Component	CDF1	Default Precedence	Command Despread Fwd	-0.3	0	0.00001
20	OMT1	Component	OMT1	Default Precedence	Square	-0.5	0	0.00001
21	TRF1	Component	TRF1	Default Precedence	TRF June 6 2008 Installed June 7 2006 Removed TA 123	0	0	0.00001
22	TRF2	Component		Default Precedence	TRF	0	0	0.00001
23	GW1 Antenna	Component	GW1	Default Precedence	Antenna	20	0	1
24	<UNNAMED>	Component	CA546K-1	Default Precedence	Coax Attenuator	0	0	1.1
25	<UNNAMED>	Component	CA546K-1	Default Precedence	Coax Attenuator	0	0	1.1
26	<UNNAMED>	Component	CA546K-1	Default Precedence	Coax Attenuator	0	0	1.1
27	<UNNAMED>	Component	CA546K-1	Default Precedence	Coax Attenuator	0	0	1.1
28	<UNNAMED>	Component	CA546K-1	Default Precedence	Coax Attenuator	0	0	1.1
29	<UNNAMED>	Component	CA546K-1	Default Precedence	Coax Attenuator	0	0	1.1
30	<UNNAMED>	Component	CA546K-1	Default Precedence	Coax Attenuator	0	0	1.1
31	<UNNAMED>	Component	CA546K-1	Default Precedence	Coax Attenuator	0	0	1.1
32	BPF1	Component	BPF1	Default Precedence	Band-Pass Filter	-2	0	1.1
33	BPF2	Component	BPF2	Default Precedence	Band-Pass Filter	-2	0	1.1
34	BPF3	Component	BPF3	Default Precedence	Band-Pass Filter	-2	0	1.1
35	BPF4	Component	BPF4	Default Precedence	Band-Pass Filter	-2	0	1.1


DiagML Implementation (Design)




DiagML Implementation (Test)



DiagML Implementation (Diagnostics)



Merging Diagnostics to Resources



Using RTAT Java Applet to Share

The screenshot displays the RTAT Java Applet interface within a web browser. The browser's address bar shows the file path: `C:\Users\Jack.Amsell\Documents\Run-Tin... eXpress Java Applet [Switch...]`. The applet window has a menu bar (File, Edit, View, Favorites, Tools, Help) and a search bar. The main area is titled "Test Coverage View" and shows a circuit diagram of a "Switch Matrix". The diagram includes various components like switches (SW1-SW10), connectors (J1-J15), and outputs (O1-O6). A green box highlights a specific section of the circuit. On the right, there is a "Unit Under Test" panel with the following information:

- Published On: Jun 13, 2011 8:58
- UUT Name: Switch Matrix
- Aggregate FR
- Full: 10.72999237060547
- In Scope: 10.72999237060547 (100%)
- Scope Name: <Entire Design>
- Description:

Below this is a "Design" section and a "Test Details" section. The "Test Details" section lists various tests under "Sw Tests":

- DELTA EL
- Disconnected
- RF LNA/Limiter 1
- RF LNA/Limiter 2
- RF LNA/Limiter 3
- RF SUM_1
- RF SUM_1+RF SUM_2
- RF SUM_2
- RF SUM_3+RF SUM_4
- RF SUM_3
- RF SUM_4

The "Test Coverage" section shows a tree view of coverage results:

- Pass Coverage
 - J1
 - J1-to SW1 Power
 - J4
 - J4
 - J10
 - J10
 - SW3
 - SW3-RF SUM_3 to Q3
 - SW7
 - SW7-RF_IN_3
- Fail Coverage

Using All Resources in Test Environment

The screenshot displays the DSI Workbench software interface, which is used for diagnostic troubleshooting. The interface is divided into several panels:

- Guided Troubleshooting Panel (Left):** Contains buttons for "Restart", "Save and Restart", and "Back". A yellow box indicates "Fault Group # 24 Replace SW2". Below this, a "Replace:" section shows "SW2".
- Primary Suspects Table (Bottom Left):** A table listing suspected failure items with their repair costs and failure probabilities.
- [RF_Matrix_Switch_Photo] (Top Middle):** A photograph of the physical hardware component being tested.
- [RF_Matrix_Switch] (Bottom Middle):** A detailed schematic diagram of the switch matrix, labeled "DETAIL A", showing various components and their connections.
- Switch Matrix (Right):** A comprehensive schematic diagram of the switch matrix, showing input/output ports (A through G), switches (SW1 through SW10), and power supply connections (+13 V SW1, +13 V SW2, etc.).

The bottom of the screen shows the Windows taskbar with various application icons and the system tray displaying the date and time (10:50 AM, 9/6/2012).

Suspect Item	Repair Cost	Repair Time	Failure Probability
L Suspect Failure			
SW2	\$0.00	0.00	0.012011
103_SW2_SW2 stuck at "state 1";			
102_SW2_SW2 stuck at "state 0";			



Towards Design-to-Test (DTT) Methodology

“Test Vectors” Used for Dynamic Testing


B) Test Strategy Execution



A) Test Strategy Import in TestBase



Integrated Diagnostics in the Enterprise



Wrapping it up

- **Historical**
 - **Hi-tech companies needed to identify, quantify, and analyze products for deployment and support**
 - **Tools and processes were developed for different “ilities” to address those needs**
- **Integrating and “Leaning” of Processes**
 - **Functional areas needed to be interconnected and streamlined to enhance productivity goals**
 - **Tools needed to be developed to facilitate process integration without compromising efficiencies or quality**
- **Today’s Economic Challenges**
 - **Economic adversity has become a “deal breaker” for companies trying to compete for business, especially in defense procurements, by using legacy approaches**
 - **The ISDD approach leading to DTT directly addresses the aforementioned challenges today and into the future**
 - **It will become a critical competitive advantage for suppliers to shift their paradigm from just checking off a requirement to that of proactively enhancing their offerings to meet the demands of budget constraints while offering high quality performance**